Hardware development branch#12
Draft
ShadowFruits wants to merge 208 commits into
Draft
Conversation
RADEFT symbols are in a kicad_sym library file. RADEFT footprints are in a .pretty folder file.
pls work
in process of implementing changes for rev2
uploaded cygnet devboard v1 firmware reference & updated schematic and layout for v2 demo. to do: assign new jlc part numbers
Uses CD-PA1616D from Adafruit
Using RP2350. To do list listed inside KiCAD main page. Will continue to work on it in available time.
- more decoupling caps - i2c address config
-implemented 3.3v to 12v boost converter -radfet readout circuitry done (i think) -added readout circuitry from oresat & proves fc v5c board -finished gps schematic (need footprint still) -added few LEDs main priorities: -watchdog circuit -calculate voltage div resistor values for 12v -gps footprint
- removed pullup resistors on i2c 0 (proves board has the pullups)
- will be adding nand flash for more long term storage of gps and radfet data & telemetry - gps footprint not finished but started. will finish when i get access to a mouse
- refined gps footprint - reorganized schematic
jfets no more for now. Also added footprints to some symbols.
- using analog switch ic to switch between sense & readout (tmux1133) - added non inverting buffer for voltage readout - haven't fully deep dived into the new components & must look into more
-replaced custom circuitry with radfet readout modules -cleaned up sensor schematic page -changed temp sensor -added more missing footprints
layout yay
- payload rs-422 completed - fixed some power net names - can bus to satnogs - gps uart - ftdi uart - spi & octal spi to memories - microsd - more digital signal connections
…hematic - continued doing more layout for digital traces such as i2c - fixed some missing connections
Did the load switch layout- still needs to be connected to the pin header
made more progress on power connections between components, adjusted some trace connections (like microSD), more digital connections, etc.
- Load switch mostly done: Just need to do PX-good connection to header. -Started connecting the Trigger Buffer, just need to do LED connections.
- see jlcpcb impedance calcs in discord chat - trace width for usb connections may be incorrect from human error (typed 6 instead of 7?) - need to finish one more usb-c
crashed midway
Check whether P_3V3's D1 LED needs to be moved closer to the switch?
Moved the I2C for peripherals to make routing easier for the Level shifter to the Imx8x som
… the GPIO header/debug
changed most debugs to 1.27mm headers instead of 2.54mm
- removed more unused global labels on imx8x som schematic - finished majority of digital connections (only few left like jtag, ethernet, usb, header pins *shudder*)
- pushing schematic changes described in previous commit
- issue where one of the gpios and microsd pins were switched
- usb connections fixed - ethernet connection #2 made (needs length tuning - ethernet power or decoupling on the side of ethernet 1 needs to be connected still. new to reconnect few gpios, heater trigger, jtag to ftdi, debug headers
fixed microsd orientation, some digital connections disconnected from enet, removed some gnd and m40 uart header pins
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
5 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
phyCORE-i.MX 8X Carrier Board — Revision 1.0 Schematics (03-22-2026)
Summary
This pull request introduces the Revision 1.0 (2026-03-22) schematics for the CADENCE phyCORE-i.MX 8X Carrier Board.
The design provides a platform for the i.MX 8X System on Module (SOM) for use in CADENCE as a flight computer.
Key Features
Schematic Page Overview
Page 1 — Block Diagram
Page 2 — IMX8X SOM Samtec Connectors and Notes
Page 3 — Power System
Power distribution tree implementation:
Page 4 — External Watchdog Timer
Page 5 — User Controls
Page 6 — microSD Interface
Page 7 — Flash and MRAM Memory
Page 8 — Ethernet PHY
Page 9 — Ethernet Connectors
Page 10 — USB Ports
Page 11 — Payload Board Connection
External payload interface:
Page 12 — Blank
Page 13 — GPS and Power Monitor
Page 14 — Onboard Sensors
Sensor/peripheral suite includes:
Page 15 — Debug USB (UART/JTAG)
Page 16 — External and SATNOGS Connections
Interfaces for:
Notes